Article

Cadence Design Systems has introduced a Chiplet Spec-to-Packaged Parts ecosystem to enhance engineering processes for AI, data center, and high-performance computing applications, collaborating with partners like Arm and Samsung Foundry. The initiative includes the development of a silicon prototype for a Physical AI chiplet platform, utilizing integrated partner IP on Samsung's SF5A process, and aims to streamline chiplet architecture generation in accordance with industry standards.